fix: time offset in .vmod file - first entry in cycle is assumed to be steady...
fix: time offset in .vmod file - first entry in cycle is assumed to be steady state, first simulation step uses 2nd entry in cycel
Loading
Please register or sign in to comment