Code development platform for open source projects from the European Union institutions

Skip to content
Snippets Groups Projects
Commit 50e6e5b1 authored by Markus Quaritsch's avatar Markus Quaritsch
Browse files

cleanin up memory after simulation

- cear ModData after writing vmod-file (and remove all references)
- declaration report: collect required data right after simulation, not when writing declaration report
- add cache for cycles also in engineering mode based on full path of file
- add source for stream data (TableData) where possible
parent 8bf67f97
No related branches found
No related tags found
No related merge requests found
Showing
with 230 additions and 166 deletions
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment